Abstract: A fast transient-response digital low-dropout regulator (D-LDO) is presented. To achieve fast-transient time, a VSSa generator and a coarse-fine power-MOS array techniques are proposed. The proposed D-LDO is implemented in a 65 nm CMOS technology with a die area of 0.067 mm 2 . The measured recovery time is less than 0.32 us when the load step-up time is 0.1 us from 2.5 mA to 120 mA, and the step-down time is 0.1 us at 1.2 V of supply voltage. Moreover, the voltage spikes are less than 190mV.
Introduction
The dynamic voltage frequency scaling (DVFS) techniques for multi-operating modes are appealing for use in an on-chip low dropout regulator (LDO regulator). The LDO regulator provides a stable voltage reference independent of input voltage variation, temperature, and time, while reducing wide fluctuations in upstream supply voltage and increasing the precision of the output voltage with few components. There are two categories of LDO regulator implementation in literature: analog and digital structures. The analog LDO can achieve a fast transient [1,2,3,4] and high power supply rejection ratio (PSRR) [5] within a smaller layout area with smaller power consumption [6, 7] . Although it has many advantages, the analog structure faces many challenges. Under such a low voltage level, any parameter in the op-amp could further change the performance of the LDO. In addition, the analog LDO needs the use of a smaller output capacitor with low equivalent series resistance (ESR) in order to enhance the transient response IEICE Electronics Express, Vol.* No.*,*-* 3 [8, 9] . However, the use of analog design does not allow operation at low input and control voltages, and integration in digital functional unit is difficult. Moreover, the zero introduced by the small output capacitor may not be available for ensuring adequate phase margin. In this letter, the digital LDO with VSSa generator and a coarse-fine power-MOS array is proposed to achieve a fast-transient-response.
Previous digital LDO regulator
The simplest digital LDO based on a discrete time (DT) control has an analog-to-digital converter (ADC) or digital control that converts the output regulated voltage to a digital word, and digital-to-analog converter (DAC) [10] . However, the analog-to-digital converter (ADC) and the digital-to-analog converter (DAC) blocks are still analog circuits. The digital LDO with digital comparator can operate at a low-voltage level (0.5 V) [11] . In addition, an analog-assisted digital low dropout regulator (AAD-LDO) can solve the problems caused by large output ripples in a conventional digital LDO [12] . A digital LDO with auto-tuning algorithms can achieve a fast transient using an auto-tuned voltage [13] . Fig. 1(a) shows a block diagram of a digital LDO with a soft-switch. It consists of a soft-switch, a clock generator, an op-amp, a control block, a DAC, and power MOSFETs (Shigh, and Slow). The soft-switch determines switching-on/off of power MOSFET (Shigh) whenever the output of LDO, Vcore, is changed. The clock in the clock generator operates the soft-switch and the control block. The op-amp compares Vcore and the output of DAC, which is a reference voltage. The control block modulates the soft-switch according to the output of op-amp and the DAC converts input data to a reference voltage. Fig. 1(b) shows the transition principles for changing Vcore. In 1-mode, the high values of power MOSFET (Shigh) are Unlike analog LDOs, this digital LDO has a lot of power MOSFETs (switch array). The bi-directional shift register determines the switching-on/off of the switch array, and the resistance of the switch array is changed to control Vcore. The reference voltage, VREF, and the comparator determine the direction of the bidirectional shift register whether the value of Q [1:256] increases. This digital LDO eliminates all analog circuit, and is controlled by digital circuits. However, the digital LDO cannot operate at high load currents such as 100 mA, and cannot provide a quick response to a large load transient because of its shift-register based control method. Fig. 3 (a) shows a block diagram of analog-assisted digital low dropout regulator (AAD-LDO). The AAD-LDO is composed a main digital LDO and sub analog LDO. The structure of main digital LDO is similar that of a low input digital LDO, and the analog LDO is an auxiliary LDO for fast-response. The digital LDO slowly controls Vcore with soft-switching in the controller to adjust coarse digital voltage step, and the analog LDO quickly changes Vcore with a fine analog voltage control to improve output ripple. However, because the digital LDO has an op-amp as an analog circuit, it also exhibits the stability issues of the op-amp. In steady state, Vcore converts digital code DVout using the SAR ADC. This digital code is compared with a digital input Dref to generate a digital error De. Based on this digital error, the compensator generates a control code DVg to drive the power MOSFETs. Since the control code is digital, it needs to be transformed again by the SAR ADC to become an analog signal Vg. When a load transient is detected, a charge balance controller in the compensator quickly pulls the output voltage back to the reference voltage. Because different operating conditions may affect the efficacy of the fast-transient algorithm, an auto-tuning block sets coefficients in the fast-transient algorithm for an accurate output voltage. However, because it uses the SAR ADC and the DAC, it has a large area and large power consumption.
Proposed digital LDO
The block diagram of the proposed digital LDO is illustrated in Fig. 4(a) . It consists of a power-MOS array, two comparators, a control circuit with shift register and a VSSa generator. The power-MOS array is divided into a coarse array and a fine array. To improve a fast transient-response, the coarse array changes the output voltage Vcore by the digital code Coarse [6:0] from the DVFS system. The fine array controls Vcore by using a comparator and a shift register. The comparators compare Vcore and Vref, which is converted from digital code in the DVFS system by the DAC. The shift register in the control circuit determines the switching-on/off of the fine-array. When a load transient is detected, the VSSa generator compensates for the ripple voltage. Fig. 4(b 
VSSa generator
Because Fine [7: 0] is slowly changed by the shift register due to the slow operating frequency, it needs a compensation circuit to improve the load transient. The VSSa generator compensates for the slow load transient by controlling the gate voltage of the power-MOS. Fig. 6(a) shows the block diagram of the VSSa generator. The VSSa generator consists of a current source, NAND gate, and small capacitor. VSSa is 0 V within seven cycles after starting. After seven cycles, when V core is larger than Vref + 20 mV because of a varying load current, Comp1 becomes high-state. Since SVSSa is high-state after seven cycles, the output of the NAND gate becomes low-state, and VSSa increases rapidly by the current source due to small capacitor Ca as shown in Fig. 6(b) . When Vcore is smaller than Vref -20 mV, Comp0 becomes high-state, and VSSa decreases rapidly by the current source. The VSSa generator can compensate for the decreasing load current and the increasing load current. 
Comparator and shift register
In the LDO design, the large quiescent current degrades current efficiency of LDO. Thus, the low quiescent current is very important. In order to reduce the quiescent current, a clocked comparator is used in the digital LDO. However, because two static comparators for VSSa generator use the conventional comparator using a current mirror op-amp, the comparators have yet large power consumption. Fig.  7(a) shows the block diagram of a clocked comparator using a sense amplifier and a static comparator. In the clocked comparator, when Clk is low, the inputs to the NAND SR latch (A and B) are pulled high. When Clk is high, the inputs are compared to generate the output of the clock comparator. Fig. 7(b) shows the circuit implementation of the shift register. The shift register consists of MUXs and D-FFs. The shift-right or the shift-left operation of the shift register is determined by Comp. First, output of D-FFs, Fine [7:0] , is set as mid-point, "11110000", because Fine [7:4] 
Experimental results
The proposed digital LDO is fabricated with 65 nm CMOS technology for verification purpose. A microphotograph of the LDO is shown in Fig. 8 . The active die area without the I/O pads is 0.067 mm 2 , which has the trade-off between the active area and the maximum load current. Fig. 9 shows the measured output of the LDO when digital code is updated to change the supply voltage. The step-up time is 0.1 µs from 1.2 mA to 120 mA, and the step-down time is 0.1 µs because the LDO requires converting time to change digital code to an analog signal. According to the digital code, the supply voltage and the load current are changed simultaneously. voltage. This time the recovery time is less than 0.32 µs. If Vcore has a large vibration due to a large variation in the load current, VSSa catches up to the changed Vcore as shown in Fig. 10(a) and 10(b) . The voltage spikes are less than 190 mV. 
Conclusion
To summarize this study, performance comparisons with papers of digital LDO are listed in Table 1 . Compared to those of the digital LDOs, though the quiescent current of the proposed scheme is the large due to three comparators, proposed scheme has smallest response time, 320 ns. Table 1 indicates that the proposed LDO can achieve fast response time for the DVFS system. The proposed D-LDO can work under low supply voltage and provide output voltage ranging from 0.8 V to 1.2 V for the DVS function. Experimental tests show that the proposed D-LDO not only is able to perform fast transient but also is capable of performing the DVS function.
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